Digital logic Design BS 2 Semester/Term University Of Sargodha (UOS) 2020
Discussion
Ask a question about this paper, or help someone else with theirs. Answers are emailed to whoever asked.
No questions yet — be the first to ask.
More Digital logic Design papers
See all
Digital logic Design ADP/BS 2 Semester/Term University Of Sargodha (UOS) 2025
Uploaded 1 month ago · by Jaweria Gull
Download ↓
Digital logic Design ADP/BS University Of Sargodha (UOS) 2025
Uploaded 2 months ago
Download ↓
Digital logic Design ADP/BS University Of Sargodha (UOS) 2025
Uploaded 2 months ago
Download ↓
Digital logic Design BS 2 Semester/Term University Of Sargodha (UOS) 2024
Uploaded 11 months ago
Download ↓
Digital logic Design BS University Of Sargodha (UOS) 2023
Uploaded 1 year ago
Download ↓
Digital logic Design BS University Of Sargodha (UOS) 2022
Uploaded 1 year ago
Download ↓
Paper text
29394
University of Sargodha
BS 2nd Semester/Term Examination 2020
Subject: 1.1
Paper: Digital Logic Design (ITCS-102)
Time Allowed: 2:30 Hours
(New Course)
Maximum Marks: 80
Note: Objective part is compulsory: Attempt any three questions from subjective part.
Objective Part
(Compulsory)
Q.1.
Write short answers of the following in 2-3 lines each on your answer sheet.
Ustao i Express + 19 and - 19 in sign-magnitude, I's compiement, and 2's complement.
(2*16)
ii. Add the signed numbers: a 1000100, 00011011, 00001110, and 00010010.
ili. Perform each of the following subtractions of the signed numbers
2) 00001000 - 00000011b 00001100 - 11110111
iv.
Convert the following binary numbers to hexadecimal
dni.com
a) 100101001010111
b) 1111100001101001
V.
Vi.
How does an exclusive-OR gate differ from an OR gate in its logical operation?
Apply De Morgan's theorems to each of the following expressions
(A + B +
C)D
(b) AB + CD + EF
vii.
viii.
ix.
X.
xi.
Simplify the following Boolean expression: [ABC + BD) + AB]C
Convert the following Boolean expression into standard SOP form ABC + A B + ABCD
Develop a truth table for the standard SOP expression A BC + ABC + ABC
Map the following standard SOP expression on a Karnaugh map: A BC + ĂBC + ABC + ABC
Group the 1s in the following Karnaugh maps.
00
10
00
Xii.
xiii.
ustao
10
Define Don't Care Conditions
Identify the law of Boolean algebra upon which each of the following equalities is based
(a) AB + CD + AČD + B = B + AB + AČD + CD
(b) ABCD + ABC = DCBA + CBA
Write the Boolean expression for each of the logic circuits.
gri.co
(8)
(b)
ustadni.com
Scanned with CamScanner
ustadni.com
29394
University of Sargodha
BS 2nd Semester/Term Examination 2020
Subject: 1.1
Paper: Digital Logic Design (ITCS-102)
Time Allowed: 2:30 Hours
(New Course)
Maximum Marks: 80
Note: Objective part is compulsory: Attempt any three questions from subjective part.
Objective Part
(Compulsory)
Q.1.
Write short answers of the following in 2-3 lines each on your answer sheet.
Ustao i Express + 19 and - 19 in sign-magnitude, I's compiement, and 2's complement.
(2*16)
ii. Add the signed numbers: a 1000100, 00011011, 00001110, and 00010010.
ili. Perform each of the following subtractions of the signed numbers
2) 00001000 - 00000011b 00001100 - 11110111
iv.
Convert the following binary numbers to hexadecimal
dni.com
a) 100101001010111
b) 1111100001101001
V.
Vi.
How does an exclusive-OR gate differ from an OR gate in its logical operation?
Apply De Morgan's theorems to each of the following expressions
(A + B +
C)D
(b) AB + CD + EF
vii.
viii.
ix.
X.
xi.
Simplify the following Boolean expression: [ABC + BD) + AB]C
Convert the following Boolean expression into standard SOP form ABC + A B + ABCD
Develop a truth table for the standard SOP expression A BC + ABC + ABC
Map the following standard SOP expression on a Karnaugh map: A BC + ĂBC + ABC + ABC
Group the 1s in the following Karnaugh maps.
00
10
00
Xii.
xiii.
ustao
10
Define Don't Care Conditions
Identify the law of Boolean algebra upon which each of the following equalities is based
(a) AB + CD + AČD + B = B + AB + AČD + CD
(b) ABCD + ABC = DCBA + CBA
Write the Boolean expression for each of the logic circuits.
gri.co
(8)
(b)
ustadni.com
Scanned with CamScanner
ustadni.com
XV.
Design a logic circuit to implement the operation specified in the following truth table.
INPUTS
OUTPUT
PRODUCETE
0
ABC
ABC
ABC
ustadni.ce
XVi.
What is the functionality of the following Logic Diagram?
usto
ustadni.com
Q.2.
Q.3.
Q.4.
Q.5.
Q.6.
Subjective part
(3*16)
Draw Full Adder Logic diagram and its truth table.
Draw seven segment logic diagram and its truth table
What is decoder? Draw truth table for four bit decoder
Simplify the following Boolean functions, using Karnaugh maps
(a) F(x, y, z) = 2 (2, 3, 6,
7)
(b) F (4, B, C,
D) = 2 (4, 6, 7,
15)
Obtain the simplified Boolean expressions for output F and G in terms of the input variables in the
circuit given below.
1-
• G
ustadni.com
ustadni.com
ustadni.com
Scanned with CamScanner
ustadni.com
Time Allowed: 2:30 Hours
University of Sargodha
BS 20d Term/Semester Exam 2020
Subject: L T
Course: Business Economics (BUSB-102)
29413
Maximum Marks: 80
Objective Part
Q.1. Write short answers of the following in 2-3 lines each
Business Ethics
Business Economics
SME
Law of Demand vs Law of Supply
V..
Sunk Cost
Subsidy
Production
vill.
Monopoly
IX-
Social Cost
x. -- Industry
xi-
Cross elasticity of demand
Market
XI.-
XiV:
XV-
XVH-
Externalities
GDP vS GNP
Demand Forecastin
Household Consumptio
(Compulsory)
ustadni.com
(2*16)
Q.2-
Subjective Part
(3*16)
Define Monopoly? What äre the few disadvantages of it? Explain how price is determined in such
markets?
• State and Explain Law of supply?
What are different types of firms? Why Multinational Corporations are important for economic
growth? Explein their role in brief?
difference between domestic and international trade? How do you see the future of Pakistan
dedel Pak China Economic Corridor in internationahfrade?
Define Inflation? How inflation effects therfuying power of consumers?
What measures can
Government of Pakistan can take to cord die rising infation in the country?
ustadni.com
ustadni.com