University of Sargodha BS 2"d Term Examination 2018 Paper: Digital Logic Design (CMP-2210) Maximum Marks: 80 Subject: Computer Science Time Allowed: 2:30 Hours
Discussion
Ask a question about this paper, or help someone else with theirs. Answers are emailed to whoever asked.
No questions yet — be the first to ask.
More Digital logic Design papers
See all
Digital Logic and Design University of Sargodha BS 2nd Term Examination 2024
Uploaded 10 months ago
Download ↓
BSIT-CS-Digital Logic Design University Of Sargodha UOS 2023.
Uploaded 1 year ago
Download ↓
BSIT- CS Digital Logic Design UOS 2022
Uploaded 1 year ago
Download ↓
BSIT-Digital Logic Design University Of Sargodha 2021.
Uploaded 1 year ago
Download ↓
BSIT-Digital Logic Design (page 2) University Of Sargodha UOS 2020.
Uploaded 1 year ago
Download ↓
BSIT-Digital Logic Design (page 1) University Of Sargodha UOS 2020.
Uploaded 1 year ago
Download ↓
Paper text
University of Sargodha
BS 2"d Term Examination 2018
Paper: Digital Logic Design (CMP-2210)
Maximum Marks: 80
Subject: Computer Science
Time Allowed: 2:30 Hours
Note: Objective part is compulsory. Attempt any three questions from subjective part.
ustad
Q.1.
Objective Part
(Compulsory)
Write short answers of the following in 2-3 lines each on your answer sheet.
ii."
ili
iv:
Represent the decimal number 1122 in
Define Minterms and Maxterms.
a. excess-3 b. 8,4,-2,-1
Simplify the function
v!
(w,x,y,z)=2 (0,1,3,4,8,10,14)
D(w,x,y,z)=Z(2, 5,7,15)
Simplify the following Boolean function to minimize the number of literal.
F(x,y,z)=2(0,1,3,5,7)
vi: Convert the following into Standard form
vil.
vili:
Ix:
x:
xi!
F(w,x,y,z) = 7(0,1,2,3,4,5,6,12)
What is don't Care condition?
What is S-R Latch? Draw logic diagram using NAND gates
What is ROM also draw logic Circuit for ROM?
What is difference b/w Combinational & Sequential circuit?
What is 4-bit binary parallel Adder?
What is Carry propagation time?
What is difference b/w Encoder and Decoder?
Xiv:
XV:
xvi.-
What is T flip flop? Define graphics symbol, charteristics table & equation
What are difference b/w Synchronous and Asynchronous logic Circuits?
What is parallel in/ parallel out register?
Subjective Part
(3*16)
Q.2.
What is Tabulation method? Simplify the following Boolean function by using this method
Q.3.
F(A.B,C.D)-2 (0, 1, 2, 4, 6, 8, 9 12, 14,
15)
Design a synchronous BCD counter using JK flip flop.
Q.4. U Implement the block diagram of Boolean function
F-A • (B +
C) • (D +
E) with universal NAND gates
Q.5. Discuss role of don't care condition also implement following function in K map Om
F(w,x,y,z)=2(0,2,5,6.7,8,10,12)
Q.6.
D(w,x,y,z)=2(9,14,15)
Suppose you are working as a lead engineer in Ferrari Corporation it is observed that in hilly
areas Ferrari is experiences fatal accidents due to break failure of all four wheels. You are
requested to design a simple and cost effective safety strategy to overcome and reduce
chances of accidents.
It is an advice given by your higher management that if two or more than two breaks of
wheels fail an alarm must be triggered for the driver. This alarm will help driver to reduce
speed or visit workshop for maintenance. visit website: ustadni.com